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Abstract: 
In this work a full two-port analysis of an RF C-V 
measurement set-up is given. This two-port analysis 
gives insight on the limitations of the commonly used 
gate capacitance extraction, based on the Y,, 
parameter of the device. It will he shown that the 
parasitics of the device can disturb the extracted gate 
capacitance and a new extraction scheme, based on 
the 2-matrix, is introduced that eliminates the effect 
of these parasitics. Measurement results prove the 
validity of this new extraction scheme, under 
different conditions. 
1. Introduction 
With decreasing dimensions of CMOS devices, the 
reducing oxide thickness leads to an increase of the gate 
oxide tunnelling current [MI. This high leakage current 
causes problems in the characterization of the oxide 
capacitance, hecause the quality factor of the measured 
capacitor can become very low. The RF C-V method 
presented in [2] deals with this problem by measuring C- 
V curves at RF frequencies, thereby minimising the 
effect of the tunnelling current in comparison to the 
oxide capacitance. If the measurements are performed 
using a two-port network analyzer, a lot of useful 
information is available. In this paper for the first time 
full use will be made of this two-port data to extract the 
gate-capacitance in a more accurate way. 
In the RF C-V method, the capacitance is extracted using 
the Y parameter. Besides the desired gate-capacitance 
this Y parameter also contains parasitics caused by the 
gate resistance, the well impedance, the draidsource 
series resistance and the junction capacitance between 
the channel region and drainisource region. Ideally, 
devices are designed in such a way that these parasitics 
can be neglected. This paper will show that with 
increasing measurement frequencies the junction 
capacitance can disturb the extracted C-V curve, using 
the extraction method of [2] or [3]. A more precise 
capacitance extraction procedure can relax the design 
and measurement guidelines earlier proposed in [4,5]. 
In figures 1 and 2 a MOS capacitor is illustrated and the 
connections are shown that are used for RF C-V 
measurements; the drain and source are connected to port 
2 and the gate terminal is connected to port 1, the well 
contact is connected to the ground. In figure 1 an 
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Figure 1. Schematically drawn cross section of a MOS capacitor used 
in S-parameter measurements with an equivalent circuit in inversion 
bias. Overlap regions are separated from the intinsic oxide region. The 
channel region is modelled by a channel resistance. 
equivalent circuit for the MOS capacitor is drawn when 
it is biased in inversion and in figure 2 the equivalent 
circuit in accumulation bias is shown. In these equivalent 
circuits the overlap regions between the gate and the 
drain and source terminals are separated from the 
intrinsic oxide region between the gate and the channel 
region. In figure I a channel resistance can be seen that 
exists between the channel region and the draidsource 
regions. In the accumulation circuit a junction 
capacitance is included between the channel and the 
draidsource regions. 
From figure 1 and 2 the effect of the gate resistance &, 
the well resistance Rwcll, the draidsource series 
resistance Rso and the channel impedance, Zch, on Y, ,  
can clearly be seen. It is obvious that if these parasitics 
become too large, the extracted gate-capacitance using 
only YI I can become erroneous. 
2. MOS capacitor model 
In order to analyse the limitations of the YII  extraction 
method, the correctness of the commonly used three- 
element model of a leaky gate dielectric will be 
investigated. This model is shown in figure 3a). The 
tunnelling current is represented by go, and Rs models 
the behaviour of the gate, well and sourceidrain 
resistances. The model is based on a I-port measurement 
set-up with the source and drain connected to ground 
while the effect of Khannel and Cj can be neglected. This 
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Figure 2. The same schematic MOS capacitor cross section a!; in figure 
I ,  but now the equivalent circuit of the MOS capacitor biased in 
accumulation is given. 
three-element model is a simplification of the two-port 
model shown in figure 3h). In this two-port model the 
intrinsic oxide region is separated from the overlap 
regions and the effect of the channel impedance is 
included. In accumulation the channel impedance Zch 
consists of the junction capacitance and in inversion this 
impedance models the channel resistance. Furthermore, 
the gate resistance, the well resistance and the 
drainlsource series resistance are separately taken into 
account. The total gate capacitance that we are looking 
for is the intrinsic capacitance Cine in parallel with the 
two overlap capacitances 2.C,,. In extractions based on 
the model of figure 3a) this capacitance is equal to Cox. 
Both the RF C-V method in [2] and the two-frequency 
method of [3] use this three-element model. If 
Rs<<l/(i.o.C,,+g,,) the capacitance can be extracted 
using: [2] 
For the two-frequency method to he applicable only 
Im(Rs) must be negligible compared to 
Im(l/(j.w.C,+g,,)). The two-port model shows that the 
actual series resistance consists of two parts: the series 
resistance that is seen by the signal flowing through the 
intrinsic oxide region and the series resistance of the 
signal that flows through the overlap regions. These 
series resistances can be derived from figure 3h) and two 
conditions can he set up that must hold if the capacitance 
can be correctly extracted using the two-frequency 
method in combination with the three-element model. 
Since the imaginaly part of Zinn and Z, can become very 
small at increasing frequencies (it has a l / o C  
dependence), it is not trivial to assume that the two 
conditions of (2) and (3) are met. 
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Figure 3. Circuit approximations of a leaky MOS transistor. 
a) three-element model, b) two-pon model. The intrinsic oxide region 
is separated from the overlap region and the parasitics arc separated as 
well. All impedances are bias dependent; in inversion Z,a models the 
channel resistance and in accumulation it  models the junction 
capacitance. 
In order to use the extraction of ( I )  the conditions are 
even more stringent: The real part of the two series 
resistances must also be negligible compared to the real 
part of Zj,,, and ZOv. 
3. Two-port Extraction method 
If the two conditions in (2) and (3) are not met, it is not 
possible to extract the gate-capacitance using the three- 
element model of figure 3a). In this situation the two- 
port model of figure 3h) needs to be used. To simplify 
the analysis of this model it can he converted into the 
circuit shown in figure 4, making use of a n-T 
transformation of the II network consisting of Zi,,, Z,. 
and Zch in figure 3h). The transformed model shows 
three new impedances, named Z oI, Zch-ine and zchav. Z'ox 
is the impedance that we are looking for, under the 
assumption that ZsD<<Zi,+Z, it can he derived that 
zor 5= 
The assumption made is acceptable because typically 
Cj>>Ci,;C,,/ (C.,+C,, ) and the channel resistance is 
generally very small. Expression (4) shows that Z'ox 
models the parallel impedance of the overlap and the 
intrinsic oxide region. The two other new impedances 
that can be seen in figure 4 are the channel impedances 
Zch_intr and Zch_av. They can be derived to be: 
- ( 4) Z,",, ' Z," - 1 - 
zintr + z, j '0. (cia,, + 2 cOu) + gin,, + 2 .  
If we look at the Y ,  I parameter derived from figure 4 we 
get: 
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Figure 4. Equivalent circuit of the WO-polt model from figure 3b after 
a n-T transformation. 
In this expression we recognise &, Z'ox and the series 
impedance originating from RwCl,, RSD, Zch_infr and Zch_ov. 
If Rso and Rwell are not negligible and the transistor is 
biased in accumulation (a junction capacitance exists) it 
can be seen that this Y , ,  parameter cannot be used to 
extract the gate capacitance. If we look at the Z-matrix 
however, we get: 
1 (*) = [" + 2:" + =ch-o" + R-,, ZCh.," + R,,, Rm + zc,-,.c. + z,,.,, + Ln zc,.av +Rw-r> 
Based on this Z-matrix we can derive the following 
expression: 
( 9) 
Now the gate capacitance can be extracted using the two- 
frequency method or, if &<<Z',, the following 
expression, similar to (1) can be used 
R, +Z:, = Z,,  -Z, ,  
From this two-port analysis it can be concluded that the 
gate capacitance can be extracted in a more accurate way 
if it is done using ZI1-Zl2  extraction instead of YII  
extraction. It should be noted that although the two-port 
model is based on a configuration with the source and 
drain connected together, it is easy to see that this 
method also holds for devices with a common source 
structure. 
4. Measurement Results 
To compare the conventional Y , ,  and the new two-port 
method, measurements taken on two types of devices 
were analysed: devices that are optimised for RF C-V 
measurements (source connected to drain, type A) and 
devices with a common source structure (type B). The 
two devices were processed in two different research 
process flows, based on 0. IS pm CMOS for the type A 
devices and on 100-nm CMOS for the type B devices. 
The type A device is a p-channel device with a relatively 
high well resistance (400 a). It has a channel length of 
0.15 pm and width of 9360 pm. The type B devices are 
n-channel devices with a low well resistance. The 
devices have a channel length of 0.11 pm and a width of 
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Figure 5. Capacitance extracted for ' ype A devices, extracted at 8 IO 
MHz. Y I I  extraction is compared to the new WO-pon extraction 
scheme. 
40 pm. Measurements were done using a HP 85lOC 
network analyzer. The capacitance was extracted using 
(IO). Figure 5 shows the normalised extracted 
capacitance of the type A devices with the two-port 
extraction method compared to the YI I  extraction. The 
new two-port extraction scheme was only used in 
accumulation bias. In the inversion regime the well 
impedance of this device becomes too large compared to 
Z',,, so that a proper extraction of Z'or is not possible. 
The limitations given in section 2 for the Y,, extraction 
show that this method can still be used when both the 
channel impedance and the draidsource series resistance 
are small. In inversion bias this is the case and therefore 
in this situation the most accurate C-V curve can be 
obtained using a combination of the Y,,  extraction and 
Z I I - Z , ~  extraction. This is typical for devices that have 
such a very high well resistance; if the well resistance is 
moderately high Zll-Z12 extraction can be used under all 
biasing conditions. 
In Figure 6 the normalised C-V curves of the type B 
devices are shown. From figure 5 and 6 it can he seen 
that the newly extracted capacitances have the typical 
shape of the accumulation behaviour of ultra-thin 
dielectrics and inversion capacitance decreasing due to 
gate depletion. The curves in figure 6 have the same 
shape for both extraction methods: this is because for the 
type devices B all conditions for the extraction of (1) to 
hold are met. The type A devices suffer from a high well 
resistance and it can be seen that in accumulation the C- 
V curves of the two different methods differ greatly. By 
looking at figure 3b) this difference can easily be 
explained: the signal that flows through Zi,,, does not 
flow through Rwell, but through Zso. This means that in 
accumulation the junction capacitance lies in series with 
the intrinsic oxide capacitance if Y,, is measured. 
This effect is made clear in figure 7. The inverse of the 
capacitances gained from the two methods is plotted and 
also Cj_intr is plotted. This capacitance is defined as: 
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Figure 6. Capacitance extracted for type B devices, the capacitance is 
extracted at I GHz. YII  extraction is compared to the new two-po~ 
extraction scheme. 
In words Cj_,, models the effect the junction capacitance 
has on only the signal flowing through Z,"*, This 
capacitance can be derived using the Z-matrix and under 
the assumption that ZsD<<Zi.t+Z,,: 
Figure 7 clearly shows that the difference between the 
Zll-Z12 extraction method and the Y l l  extraction method 
can be completely explained by the effect of the junction 
capacitance on the signal flowing through Zinv In the 
new two-port approach this effect is eliminated. 
5. Discussion 
The plots in figure 5 and figure 7 show that the 
extraction scheme described in this paper eliminates the 
junction capacitance from RF C-V measurements. The 
plot of figure 6 shows that the two-port approach can 
also he used for devices having a common source 
configuration. Although usually RF C-V measurements 
are performed on devices with a lower well impedance 
than the type A devices used in this paper, the new 
method is also useful on devices having a moderate well 
impedance. Having a low well impedance, the extracted 
C-V curves may coincide better with each other; the well 
impedance is however never infinitely small: therefore a 
small error on the extracted capacitance using Y,, 
extraction is always present. 
Since this new extraction scheme is based on making full 
use of two-port data, this method is in the first place 
intended to use in combination with a two-port network 
analyzer. In the event that only one-port data is available, 
it can he shown that a similar method can he derived, 
based on the Z,,, Z22 and the Y,, parameter (obtained 
with two measurements with the output open and one 
with a short circuited output). This will not be further 
discussed in this paper, but this allows to use an LCR 
meter in combination with the new two-port extraction 
scheme. 
The only limitation necessary for the new approach to 
hold is that ZCh<<Zi.t;cZ,,. This condition is easily met. 
A situation in which the new approach cannot be used is 
when the channel length of the devices becomes so large 
that non-quasistatic effects start to play a role. In this 
case a distributed model of the gate leakage current and 
the well impedance should be used [6]. The two-port 
model of figure 3b) will no longer hold and the 
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Figure 7. The inverse of the extracted capacitances compared to the 
junction capacitance, extracted at 810 MHz. The senes capacitance of 
the junction capacitance and the extracted capacitance using the new 
method is also included. 
gate-capacitance derived using the new two-port 
extraction will no longer be accurate. 
6. Conclusions 
A new capacitance extraction scheme has been 
developed for measuring the capacitance of leaky gate 
dielectrics. The new method makes use of a two-port 
model of a MOS capacitance and thereby eliminates the 
effect of the junction capacitance between the channel 
and the draidsource region if the transistor is biased in 
accumulation. Measurement results have shown that the 
effect of the junction capacitance can be quite large if the 
well impedance of the device is not negligible. The new 
method can completely eliminate this junction 
capacitance. The new method holds if the channel length 
is sufficiently small so that it does not suffer from NQS 
effects. 
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